Hardware description languages

Results: 365



#Item
251Digital electronics / Stream ciphers / KASUMI / Block cipher / A5/1 / Verilog / Semiconductor intellectual property core / VHDL / Cipher / Electronic engineering / Cryptography / Hardware description languages

KSM1 Ultra-Compact Kasumi Cipher Core www.ipcores.com General Description

Add to Reading List

Source URL: ipcores.com

Language: English - Date: 2012-03-19 22:59:34
252Digital electronics / Pseudorandom number generators / Randomness / Logic design / Cryptographically secure pseudorandom number generator / Verilog / Random seed / VHDL / Pseudorandomness / Electronic engineering / Cryptography / Hardware description languages

PRNG1 Cryptographically Secure Pseudo Random Number Generator IP Core www.ipcores.com

Add to Reading List

Source URL: ipcores.com

Language: English - Date: 2012-03-19 23:01:32
253Verilog / E / SystemVerilog / Electronic engineering / Hardware description languages / Digital electronics

Verilog Reference Manual http://eesun.free.fr/DOC/VERILOG/verilog_manual1.html Verilog Reference Manual Preface:

Add to Reading List

Source URL: everobotics.org

Language: English - Date: 2007-11-11 04:33:17
254Hardware verification languages / SystemVerilog / Verilog / Accellera / E / C / Electronic engineering / Electronic design automation / Hardware description languages

SystemVerilog 3.0 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo

Add to Reading List

Source URL: verilog.org

Language: English - Date: 2003-07-07 16:30:24
255Hardware verification languages / SystemVerilog / Verilog / Accellera / E / C / Electronic engineering / Electronic design automation / Hardware description languages

SystemVerilog 3.0 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo

Add to Reading List

Source URL: vhdl.org

Language: English - Date: 2003-07-07 16:30:24
256Type theory / Computer programming / Hardware description languages / C++ / VHDL / Object-oriented programming / EXPRESS / Verilog / Variable / Software engineering / Computing / Data types

comp.lang.vhdl Frequently Asked Questions And Answers (Part 4): VHDL Glossary Preliminary Remarks This part of the FAQ is reprinted from IEEE Std[removed]IEEE Standard VHDL Language Reference Manual, Copyright © 1994

Add to Reading List

Source URL: vhdl.org

Language: English - Date: 2004-12-09 12:24:03
257Hardware verification languages / Cross-platform software / SystemVerilog / Verilog / Accellera / E / JavaScript / C / Electronic engineering / Electronic design automation / Hardware description languages

SystemVerilog 3.1 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo

Add to Reading List

Source URL: vhdl.org

Language: English - Date: 2003-07-07 16:30:58
258Hardware verification languages / Cross-platform software / SystemVerilog / Verilog / Accellera / E / JavaScript / C / Electronic engineering / Electronic design automation / Hardware description languages

SystemVerilog 3.1 Accellera’s Extensions to Verilog® Abstract: a set of extensions to the IEEE[removed]Verilog Hardware Description Language to aid in the creation and verification of abstract architectural level mo

Add to Reading List

Source URL: verilog.org

Language: English - Date: 2003-07-07 16:30:58
259VHDL / Verilog / Accellera / VHSIC / Electric / IEEE / Hardware description languages / Electronic engineering / Electronic design automation

comp.lang.vhdl Frequently Asked Questions And Answers (Part 1): General Preliminary Remarks This is a monthly posting to comp.lang.vhdl containing general information. Please send additional information directly to the e

Add to Reading List

Source URL: vhdl.org

Language: English - Date: 2004-12-09 12:23:39
260Electronic design automation / Digital electronics / Hardware description languages / Electronic design / Asynchronous circuit / Logic synthesis / Petri net / Asynchronous system / Verilog / Electronic engineering / Electrical engineering / Electrical circuits

IGR Report GR/R16754/01 Behavioural Synthesis of Systems with Heterogeneous Timing (BESST) 1 Background/Context

Add to Reading List

Source URL: www.staff.ncl.ac.uk

Language: English - Date: 2004-12-06 15:04:33
UPDATE